View source for IMX9328-Spartan3 interface description

From ArmadeusWiki

← IMX9328-Spartan3 interface description

Jump to: navigation, search

You do not have permission to edit this page, for the following reason:

The action you have requested is limited to users in the group: Users.

You can view and copy the source of this page.

 {{Under_Construction}}


This article describes the bus interface configuration to communicate between the i.MX9328 processor and the Spartan3 FPGA of the APF9328 board. 

== Default configuration on CS1n==

CS1n is accessed via the address '''0x1200 0000'''.


=== Clock ===

The clock used to clock the fpga is configured to 96 MHz.

Template used on this page:

Template:Under Construction (view source)

Return to IMX9328-Spartan3 interface description.

Retrieved from "http://armadeus.org/wiki/index.php?title=IMX9328-Spartan3_interface_description"

Navigation menu