Difference between revisions of "Using FPGA"
From ArmadeusWiki
m (→Using Armadeus FPGA) |
(→Design Tools) |
||
Line 54: | Line 54: | ||
'''Xilinx''' | '''Xilinx''' | ||
− | * [[ISE WebPack | + | * [[ISE WebPack and Vivado]] |
− | + | ||
− | + | ||
− | + | ||
'''Altera''' | '''Altera''' | ||
* [[Quartus | Quartus Web edition (Altera's free devt tool)]] | * [[Quartus | Quartus Web edition (Altera's free devt tool)]] |
Revision as of 16:42, 2 February 2016
Developing on the APF FPGA
FPGA InterfacesAPF9328APF27APF51APF6_SP
|
Using Armadeus FPGAManage the FPGA from Armadeus distribution.
|
Make some examplesThese examples give the basis to make VHDL design for FPGA.
|
Design ToolsDescription of tools used to simulate, to synthesize, and to download/configure FGPA. Xilinx Altera
|
Automatize FPGA design makingPeripherals On DemandFor complex projects, POD should be used to simplify design. MigenWith migen, it's possible to develop FPGA design in Python then generate Verilog for synthezis. ChiselWith Chisel, it's possible to develop FPGA design in Scala then generate C++ model for simulation and Verilog model for synthezis. |
VHDL
Verilog |
LinksSome useful links. Wishbone Spartan CycloneV |