Difference between revisions of "APF6 SP Interfaces description"

From ArmadeusWiki
Jump to: navigation, search
(Introduction)
(Howto)
Line 25: Line 25:
  
 
* [[APF6_SP_The_full_howto | The full FPGA howto for the APF6_sp, with PCIe, DDR3 and I/O]]
 
* [[APF6_SP_The_full_howto | The full FPGA howto for the APF6_sp, with PCIe, DDR3 and I/O]]
 +
* [[APF6_SP_DMA_simple_howto | How to do simple DMA access]]
  
 
= Links =
 
= Links =

Revision as of 15:02, 22 February 2016

<< FPGA general page

Introduction

This page describe the FPGA interfaces for APF6_SP.

Global schematic of FPGA under APF6_SP

i.MX6 to CycloneV

DDR3 to CycloneV

Pinouts

Howto

Links