IMX51-Spartan6 interface description

From ArmadeusWiki
Revision as of 11:09, 13 January 2012 by FabienM (Talk | contribs)

Jump to: navigation, search

This article describe the bus interface configuration to communicate between i.MX51 processor and Spartan6 FPGA.

figure 1 - i.MX51-Spartan6 bus description

Figure 1 is a simplified view of APF51 schematics (page 15), signals are :

Retrieved from "http://armadeus.org/wiki/index.php?title=IMX51-Spartan6_interface_description&oldid=10415"